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The present paper presents a fully differential 60 GHz four stages low-noise ampliﬁer for wireless applications. The ampliﬁer
has been optimized for low-noise, high-gain, and low-power consumption, and implemented in a 90 nm low-power CMOS
technology. Matching and common-mode rejection networks have been realized using shielded coplanar transmission lines.
The ampliﬁer achieves a peak small-signal gain of 21.3 dB and an average noise ﬁgure of 5.4 dB along with power consump-
tion of 30 mW and occupying only 0.38 mm2 pads included. The detailed design procedure and the achieved measurement
results are presented in this work.
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I . I NTRODUCT ION
Nowadays, cheap and reliable CMOS sub-micron processes
providing devices with very high ft and fmax give the opportu-
nity to circuit designers to exploit the 9 GHz band about
60 GHz (from 57 to 66 GHz) for very high-speed wireless
data communications. Because of the high absorption of the
oxygen molecules around this frequency band, only short-
range communications are physically feasible. A lot of
research has been done and different 60 GHz receivers have
been already developed using 90 nm CMOS technologies,
such as OOK [1], sub-harmonic [2], and phased array [3]
receivers. As expected, also in this frequency band and with
this technology one of the most challenging circuits is the low-
noise ampliﬁer (LNA). Beyond the requests of low-power
consumption, a must for circuits thought to be used in porta-
ble devices, and wide bandwidth, essential in high-speed
designs, a very low-noise ﬁgure together with very high-gain
is requested to LNAs in order to improve the cleanliness of
the received signal. The fulﬁllment of all the previous require-
ments can be satisﬁed only by a careful optimization of the
transistor sizes and a precise modeling of the passive struc-
tures [4–6]. This paper presents the design of a 60 GHz
four-stage fully differential LNA based on the common-source
topology, using a commercial bulk 90 nm TSMC LP technol-
ogy with ft and fmax about 120 GHz. The ampliﬁer has been
optimized for low noise through noise matching. The rest of
the paper is divided into four sections. Section II discusses
the passive structures used in the design. In Section III, the
design procedure is illustrated, whereas the measured results
are presented and compared with the simulated values in
Section IV. Section V concludes the paper with a summary
and a comparison with the state of the art.
I I . PASS IVE STRUCTURES
A good design of the structures used to realize on-chip induc-
tive components is one of the keys for performing a successful
mm-wave design. In this design, all the inductive elements are
realized using shielded coplanar transmission lines (SCTL)
[6]. A visual example of SCTL is given in Fig. 1.
Such a structure has been chosen for many reasons. The
grounded side walls on all the metal layers are used in order
to guarantee a good electromagnetic (EM) isolation between
the signal path and the other structures present on the same
chip. Also, they allow satisfying, in the area close to the signal
path, the technology density rules, preventing the use of
metal dummy ﬁllers that have a hardly predictable inﬂuence
on the EM behavior of the circuit. Furthermore, the dense
shield under the lines has been used to reduce both their
losses and the inﬂuence of the low-resistive silicon substrate.
The width W and the spacing S have been optimized in order
Fig. 1. Shielded coplanar transmission line.
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to achieve high-quality factor, high inductivity and high self-
resonance frequency, while the length L has been chosen in
order to obtain the needed inductance value. After an optimiz-
ation process, all the SCTL are designed with a width W equal
to 3 mm and a spacing S of 12 mm, resulting in a characteristic
impedance of 72V. The design process was facilitated develop-
ing a resister-inductor-capacitor (RLC) scalable lumped model
for the used structures, validated by comparison with the results
of EM simulations.
I I I . AMPL I F I ER DES IGN
PROCEDURE
The common source topology is demonstrated to have better
noise performance with respect to the cascode topology,
especially at very high frequencies, where the mismatch
between the two transistors at the middle point of a cascode
ampliﬁer is higher [7]. Furthermore, it provides a higher
output swing. Consequently, the supply voltage can be
reduced to obtain lower-power consumption where a high-
output power is not needed: this is the case of an LNA,
which treats usually very small signals. On the other hand, a
common source stage is usually not unconditionally stable.
A differential structure was chosen because of all the pros
given by differential circuits. A very important issue in all
the high-frequency designs is the ground distribution. In
fact, the ground connections between ground pads and tran-
sistors sources introduce a path that becomes very inductive
at high frequencies. This problem is solved by differential con-
ﬁgurations, where the intermediate point between the two
sources of the same stage sees a virtual ground inherent in
the nature of the circuit. Another noteworthy advantage of
differential structures with respect to single ended ones is
the common mode rejection, which gives to the differential
circuits the possibility to reject a part of the common mode
signal presented at their inputs. The other side of the coin is
that a differential system occupies double area and consumes
double power with respect to a single ended one. Taking into
account all the previous considerations, a fully differential
common source topology with source degeneration for
better stability and source inductors for common mode rejec-
tion was chosen for the present design. The different stages
have been DC-coupled, avoiding the use of DC decoupling
capacitors that are the most tolerance-sensitive elements in
CMOS integrated technologies. The schematic representation
of the designed LNA is shown in Fig. 2.
The transistors and the degeneration inductors are sized in
order to make possible a noise matching together with an accep-
table gain, keeping at the same time the stability factor higher
than the unity. Input, output, and inter-stage matching are
achieved using simply a parallel SCTL, connected between the
drains and the power supply. A good RF ground is obtained con-
necting big capacitorsCB to ground after the matching inductors.
Thanks to the low DC losses of the SCTL, they are used also as
common-mode rejection inductances. The input and output 300
fF capacitors are used to decouple DC-wise the circuit for
measurement purposes. The gate bias voltage has been chosen
to guarantee the optimal noise biasing current density to all
the stages, which is demonstrated to be independent on the oper-
ating frequency and the technology nodes for CMOS processes
[8]. The drains of the three ﬁrst stages are biased together with
the gates of the subsequent stages at VG¼ 700 mV, in order
to reduce the power consumption and simplify the DC distri-
bution, while the drain bias of the last stage are kept at 1.2 V
for linearity reasons. The designed circuits are realized on chip
using a 90 nm CMOS technology. Its chip micrograph is
shown in Fig. 3. The chip size, pad included, is 0.38 mm2.
I V . MEASUREMENTS VERSUS
S IMULAT IONS
Large-signal, small-signal, and noise measurements have been
performed on-wafer. Large-signal measurements are per-
formed using Cascade probes with integrated balun and
Fig. 2. Schematic representation of the differential LNA.
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Rhode & Schwarz FSU67 spectrum analyzer, while small-
signal measurements using GSSG Cascade probes with a
differential Rhode & Schwarz ZVA67 vector network analy-
zer. Hot–cold noise measurements are performed utilizing
the Y-factor method with a V-band calibrated Noisecom
noise source and Cascade probes with integrated balun,
reading the output on the Rhode & Schwarz FSU67 spectrum
analyzer and following the noise ﬁgure extraction technique
suggested in [9]. All the measurements are carried out at the
room temperature (258C). It has to be noticed that all
the results are affected by output and input pads, which
have about 0.7 dB losses each [4]. Fig. 4 presents the compari-
son between simulated and measured power gain and noise
ﬁgure. Owing to the good small-signal model of the transistors
and to the accurate modeling of the passive components, the
comparison between simulations and measurements shows a
good agreement. The slight frequency shift between simulated
and measured differential S21 can be mainly due to the limited
accuracy of the high-frequency model of the device. The
measurements show that the small-signal differential gain is
almost ﬂat in the band of interest, and achieves a peak gain
of 21.3 dB at a central frequency of 57 GHz and a 3-dB band-
width between 54.4 and 60.4 GHz. The measured differential
noise ﬁgure takes values around an average value of 5.4 dB
between 56 and 66 GHz. Fig. 5 shows the matching
performance, in terms of S11 and S22, and the common
mode rejection ratio (CMRR) of the circuit, deﬁned as the
ratio between differential and common mode gain.
Wideband matching is achieved along with a CMRR
higher than 17 dB within the 3 dB bandwidth of the ampliﬁer.
Large-signal measurements are performed to obtain the 1 dB
gain compression point (P1dB). Fig. 6 presents these measure-
ment results at 57 GHz, performed keeping the same bias con-
dition as the small-signal measurement. From this plot, it can
be seen that the compression comes slightly earlier in
measurements, due probably to some output bias issue
during the measurements. The input P1dB lays at 222 dBm
input power, which means an output P1dB of 21.7 dBm.
The total power consumption is 30 mW, since 26 mA from
VG ¼ 700 mV and 10 mA from VDD ¼ 1.2 V are drawn.
Table 1 shows the comparison between the measured per-
formance of the presented design and the other recently pub-
lished 60 GHz 90 nm CMOS LNAs ([10–15]). It can be seen
as our design is in line with the state of the art in LNA design.
A very well-known LNA ﬁgure of merit [16], here reported
in (1), is calculated for all the considered ampliﬁers and shown
in Table 1. It has to be noticed that in this calculation a factor
n is added for a fairer comparison, taking into account that
differential topologies have double-power consumption. In
Fig. 3. LNA chip micrograph.
Fig. 4. Small-signal power gain and noise ﬁgure: simulations versus
measurements.
Fig. 5. Matching and CMRR: simulations versus measurements.
Fig. 6. P1dB: simulations versus measurements.
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fact, n is equal to 1 for single-ended circuits and to 2 for differ-
ential ones. G, F, and PDC stand for linear gain, noise factor,
and power consumption, respectively.
FoM = G
(F − 1)(PDC/n) (1)
V . CONCLUS ION
In this work, the design and the optimization of a differential
four-stage 60 GHz ampliﬁer based on a 90 nm CMOS technol-
ogy is presented. For low-noise and low-power consumption, a
common source topology for all the stages is chosen. The
ampliﬁer has been optimized for low-noise ﬁgure through
input noise matching. In the present design, SCTL structures
are used as inductive elements. Large-signal, small-signal, and
noise measurements have been performed on-wafer, in order
to validate the design. Thanks to the accurate modeling of all
the passive and active elements, a good agreement between
simulations and measurements is achieved.
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Table 1. Comparison between our work and previously published 90 nm CMOS LNAs.
Ref. Top. f0
(GHz)
Peak Gain
(dB)
Gain/st.
(dB)
NFav
(dB)
IP1dB
(dBm)
BW3dB
(GHz)
VDD
(V)
Pwr Cons.
(mW)
CMRR
(dB)
Size
(mm2)
FOM
(mW21)
This
work
4-st. diff. CS57 21.3 5.32 5.4 222 54.4. . .60.4 1.2 30 .17 0.38 3.64
[10] 3-st. CS 58 15 3 5 218 56. . .61 1.3 4 – 0.14 3.66
[11] 3-st. CS 57 18.6 6.2 6.5 215 54. . .63 1.2 29 – 0.70 0.72
[12] 3-st. CS 59.5 10.9 3.63 6 217 58. . .63 1 5.5 – 0.39 0.75
[13] 3-st. diff.
Cas.
63 16.2 5.4 7.8∗ N.A. 59. . .66 1.2 45 .10 N.A. 0.37
[14] 3-st. CC-TF 60 23 7.67 5 219.5 57. . .65 1.3 16 – 0.06† 5.77
[15] 3-st. CS
T-FB
57.3 12.5 4.17 6 216 55. . .61 1 4.4 – 0.36 1.36
∗Extrapolation from receiver measurements.
†Without pads.
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